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Abstract—Point-of-care (PoC) diagnostics rely on the design
of low-power and miniaturized readout units that can offer
rapid and accurate test results, replacing the need for specialized
equipment. CMOS technology can be exploited in order to
design complex systems while achieving high energy efficiency for
suitable operation in a mobile settings. This paper presents the
design of a novel energy-efficient 4-channel wireless potentiostat
chip, based on a dual-slope ADC architecture, that features a
low-complexity wireless unit and a calibration approach that
does not require additional circuitry. The chip was designed in a
0.35µm CMOS process. The simulated results suggest that each
potentiostat channel can achieve an estimated energy efficiency
of 2.5 pJ/bit from a 1.2 V supply.
I. INTRODUCTION
Point-of-care (PoC) diagnostics promise to improve the
management of infectious diseases by offering rapid and
accurate test results, especially in low-resource settings,
allowing for a timely initiation of appropriate interventions
[1]. The development of handheld platforms with functionality
comparable to laboratory-based equipment is a key aspect to
enable widespread adoption of PoC devices.
Electrochemical sensing is an attractive method to provide
label-free, real-time quantitative detection and monitoring of
target analytes. Electrochemical methods rely on the use of
a feedback circuit, a potentiostat, which regulates a current
flowing between a working and a counter electrode (WE and
CE) in order to keep a desired potential between the WE and
a reference electrode (RE).
CMOS electrochemical platforms have been developed
for numerous applications, including biosensors for
neurotransmitter monitoring [2] and air quality control
[3]. In order to obtain high energy efficiency, current-mode
dual-slope or Σ∆ ADC architecture have been successfully
adopted [3] to digitize the sensor current as early as
possible, thus avoiding power hungry signal conditioning and
amplification stages and achieve power consumptions in the
order of tens to few hundreds of µW/channel. This paper
presents the design and operation of a novel energy-efficient
wireless potentiostat architecture based on a dual-slope ADC
architecture, with 4 independently configurable channels.
Simulated results show that each potentiostat channel can
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Fig. 1: Architecture of the 4-channel wireless potentiostat.
achieve an energy efficiency in the order of pJ/bit. The ADC
is input-modulated in order to extend its dynamic range
between pA to µA and features a novel wireless transmission
strategy that greatly reduces the complexity of the wireless
unit.
II. POTENTIOSTAT CHANNEL DESIGN
The architecture of the 4-channel wireless potentiostat sys-
tem is shown in Fig. 1. Each potentiostat channel consists of
a dual-mode control amplifier, a dual-slope ADC and a local
controller. The wireless unit can be connected to each channel
via an off-chip channel selector.
Conventional dual-slope ADCs, however, rely on the use of an
on-chip counter and a fast clock, to determine the discharge
time of the integrator capacitor, as shown in Fig. 2(a). If a
wireless unit is then employed, the counter output needs to be
encoded into a data stream via a modulation scheme and sent
over a wireless link.
The proposed strategy is based on a modified pulse-harmonic
modulation (PHM) scheme [4], whereby only two pulses are
sent via the wireless link, one at the start and one at the end
of the capacitor discharge period, as shown in Fig. 2(b). These
pulses inherently encode the capacitor discharge time, which
can be determined at the receiver end. This approach greatly
reduces the complexity and power requirements of the wireless
link. A pulse generator (PG) generates two short pulses and
drive the PHM transmitter (TX) and the antenna. The detailed
description of the wireless unit is found in [4].
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Fig. 2: Wireless potentiostat architecture. (a) Conventional and (b)
proposed
A schematic of the channel is shown in Fig. 3. A dual-
mode current-mirror-based control amplifier is used to set
the electrochemical cell potential VRE−WE to a fixed value.
The control amplifier can set a positive VRE−WE or negative
VRE−WE, depending on whether a reduction or oxidation
current is measured during the chemical reaction. In the former
case the working electrode (WE) is connected to ground,
whereas in the latter case WE is connected to the supply
potential VDD.
The ADC is input-modulated by switches Smodp and Smodn in
order to extend its dynamic range. The core of the dual-slope
ADC consists of a switched-capacitor integrator featuring
correlated-double sampling and a clocked comparator. The
operation of the potentiostat channel can be described with the
aid of the timing diagram in Fig. 3. After a global reset phase,
φrst, the output of the integrator, Vint is held at VREF. During
the integration phase, φ1, the input current, IIN, is integrated
on the capacitor Ci for a fixed time, t1 by closing switch S1.
During t1, Vint increases or decreases from VREF, depending
on the direction of IIN. During the discharge phase, φ2, the
reference DAC is enabled forcing Vint to decrease (increase)
toward VREF. As the threshold is crossed the output of the
comparator, Vcomp toggles and the conversion is completed.
The amplitude of the input current can be determined as:
IIN = α · k · t2
t1
· Ip, (1)
where k is the input current modulation index equal to
t1/Tmod and α is a gain factor due circuit non-idealities and
Ip is the programmable current from the reference DAC.
A. Integrator
The sensor current is integrated directly onto a 6.8 pF
capacitor, Vi. The choice of the capacitance value implies
relatively long conversion times but results in low thermal
noise performance. Correlated double sampling (CDS) is
implemented by capacitor Cs, which stores the difference
between the output amplifier and a reference voltage VREF
and biases amplifier A2.
The integrator opamp, A2, was implemented by the inverter-
based class-AB amplifier shown in Fig. 4, together with the
biasing circuit. An inverter-based architecture was chosen for
high-efficiency, rail-to-rail output and low-voltage operation.
The simulated performance of the opamp resulted in a low
frequency gain of 89 dB and a bandwidth of 27 MHz (100
fF load) at a power supply of 1.2V. The simulated quiescent
current was 680 nA with a total current consumption of
920 nA. This results in a figure-of-merit (FOM) of 2930
MHz·pF/mA. The simulated input-referred RMS noise was 7.7
µV in a bandwidth between 10 Hz and 20 kHz.
B. Comparator
A clocked-comparator was adopted for low power consump-
tion. The schematic of the comparator is shown in Fig. 5.
It comprises an input latched stage (MN1−4 and MP1−6),
followed by an SR-latch (MN5−8 and MP7−10) and output
buffers. In order to reduce the comparator offset, the load
capacitance of the input stage, COS, was implemented by
a 6-bit capacitor array. The layout of the capacitor array is
shown in Fig. 6. Custom unit capacitors have been designed
with minimum sizes to minimize the area of the array. The
extracted capacitance of the unit capacitor is approximately
630 aF, resulting in a total COS of approximately 40 fF. Post-
layout simulations have shown that this value accommodates
comparator offsets up to 20 mV.
III. CHIP OPERATION
The chip was designed in a 0.35µm 4-metal CMOS technol-
ogy. It consists of 84 pads for a total area of 2.8-by-2.8 mm2.
The chip layout is shown in Fig. 7 together with the layout
of a pixel in the inset of the figure. The performance of the
chip was simulated in Cadence Spectre. The key performance
parameters are summarized in Table I.
TABLE I: Summary of Simulated Performance.
PARAMETER UNITS VALUE
Technology - 0.35µm CMOS
Number of pads - 84
Chip area (incl.pads) mm2 7.84
Supply voltage V 1.2
Number of channels - 4
Channel area µm2 670x200
Pconv/ch @ 20 kHz µW 12.06
Resolution bits 12-16
A. Conversion
Fig. 8 shows the transient operation of the potentiostat
channel during one conversion. The ADC clock was set to
10 MHz and the integration time to 409.6 µs, resulting in a
resolution of 12 bits. A 1µA cell current ICELL was modulated
with an index k of 100 resulting in an average input current,
IIN of 10 nA. This current is integrated on the capacitor Ci
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Fig. 3: Detailed schematic of a potentiostat channel.
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Fig. 5: Schematic of the clocked comparator with trimming capacitors
COS for offset compensation.
resulting in Vint ramping up toward the supply voltage. After
the end of the integration phase, Ci is discharged back to the
reference voltage by a 10 nA (nominal) DAC current. The
overall conversion takes approximately 0.8 ms and consumes
12.06 µW resulting in an energy consumption of 2.35 pJ/bit.
B. Calibration
A calibration step is needed in order to derive a gain factor,
α, in Eq. 1, which is mainly associated with variations in the
nominal values of the REF DAC current, and to remove offset
and non-idealities of the comparator. In the former case, a
known current can be applied to the ADC and varied until t1
equals k·t2 and hence the reference DAC current, Ip, equals the
externally applied current. In the latter case, offset calibration
Fig. 6: Layout of implementation of COS.
Fig. 7: Chip layout. A.4-channel dual-slope ADC with control ampli-
fier B. 8-register SPI. C. Bandgap. D. LDO. E Bias cell. F. POR. G.
Beta multiplier. H. TX. Unlabeled blocks represent test structures.
can be performed at system level, as illustrated by the transient
simulations in Fig. 9.
The operation is similar to that of a first order sigma-delta
modulator. The reference DAC current is integrated until the
integrator output, Vint crosses VREF+VOS, at which point the
comparator toggles and the reference DAC current changes
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
0
1
2
V
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
-20
0
20
µ
A
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
time (ms)
0.4
0.6
0.8
1
1.2
V
0.214
-1
-0.5
0Iin
Vint
S
modn S1 S2
Fig. 8: Transient simulation of potentiostat channel operation.
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Fig. 9: Transient simulation of calibration of the potentiostat channel.
direction. The offset voltage, VOS can be determined by
measuring the average of Vint (with a simple first-order
external RC filter). The offset can then be reduced by digitally
trimming the offset capacitors COS as described in the previous
section. Simulation results have shown that the overall system
offset can be reduced to a nominal value of 156 µV.
C. Wireless transmission
Fig. 10 shows the operation of the wireless unit. The
PG generates two UWB-like pulses, one at the start of the
conversion period, Tconv and one at the end of this period,
when Vint has crossed VREF and the comparator has toggled.
The PG drives the transmitter, TX, which excites an external
antenna coil at a resonant frequency of approximately 350
MHz. The 2 pulses are then transferred wirelessly to a receiver
unit where they are reconstructed by the receiver front-end.
The conversion time of the reconstructed pulses, Tconv,rec, can
then be determined with the aid of a counter at the receiver
end and the sensor current, ICELL can be derived by setting
t2 equal to Tconv,rec in Eq. 1. The simulated efficiency of thr
PHM transmitter is 1.49 pJ/bit.
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Fig. 10: Simulated transient operation of the wireless unit. Due to
prohibitive simulation times the time scale of the wireless operation
is much shorter than that of the dual-slope ADC.
IV. CONCLUSION
This paper has presented the design of an energy-efficient
4-channel wireless potentiostat with reduced complexity, fea-
turing a calibration strategy that does not require additional
circuitry. Each channel can be operated independently and in-
terfaced to disposable 3-terminal electrochemical sensors. The
potentiostat features a novel wireless transmission architecture
that can significantly reduce the energy consumption, which
was simulated to be lower than 5 pJ/bit per wireless channel.
The potentiostat chip lends itself to the development of hand-
held multi-sensor platforms for multiplexed PoC diagnostics.
REFERENCES
[1] Zarei, M., 2017. Portable biosensing devices for point-of-care diagnos-
tics: Recent developments and applications. TrAC - Trends in Analytical
Chemistry, 91, pp.26-41.
[2] Massicotte, G. et al., 2016. A CMOS Amperometric System for Multi-
Neurotransmitter Detection. IEEE Transactions on Biomedical Circuits
and Systems, 10(3), pp.731-741.
[3] Li, H., Sam Boling, C. and Mason, A.J., 2016. CMOS Amperometric
ADC with High Sensitivity, Dynamic Range and Power Efficiency for
Air Quality Monitoring. IEEE Transactions on Biomedical Circuits and
Systems, 10(4), pp.817-827.
[4] Schormans, M., Valente, V. and Demosthenous, A. Single-Pulse Har-
monic Modulation for Short Range Biomedical Inductive Data Transfer.
2017 IEEE Biomedical Circuits and Systems Conference (BioCAS)
Proceedings.
